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Abstract- In the last decade, Networks-on-Chips became the 
leading edge technology due to the growing requirements of 
electronic systems. Basically, NoC is an advancement of bus 
interconnect technology. The challenge is to interconnect 
existing components such as processors, controllers, and 
memory arrays in such a way that there is an optimal utilization 
of communication resources necessitating optimization of the 
various dominant factors like energy/power consumption, 
interconnection delay, latency, throughput, etc. In this paper, 
we focused on the evolution of NoC. Then we studied and 
have shown through an example that when application 
specific long-range links are inserted among the tiles whose 
communication frequencies are high, there is a reduction in 
the average packet latency and an energy efficient architecture 
is build up with high throughput. We also discussed the turn 
model which is deadlock free and the energy model for NoC. 
Keywords: NoC, long range link, 2D, turn model. 
I. Introduction 
resent day VLSI technology permits to build 
systems with millions of transistors on a single 
chip to meet the growing computational 
applications and to achieve high performance with low-
power/energy requirements. A system on a chip or 
system on chip (SoC) is an integrated circuit (IC) that 
integrates all components of a computer or other 
electronic system into a single chip but the 
interconnection between each other is a challenging 
issue [2]. Traditionally, the interconnection networks 
used for communication among the components in a 
system on chip were bus-based and point to point links. 
In a shared bus interconnection network, many masters 
and slaves share the bus with each other but only one 
master at a time can use the bus, and the other masters 
have to wait for their turn so a bus arbiter makes a 
decision among multiple bus access requests. The 
shared bus architecture was used because of its low-
cost and simple installation characteristics. However, it 
has limitation in its scalability because only one master 
at a time can use the bus at a time. It becomes a 
communication bottleneck when the number of bus 
requesters grows tremendously and the bandwidth is 
limited. Dedicated point-to-point links improves latency, 
power usage and bandwidth availability. But as the 
number of IPs grows, the number of dedicated point-to-  
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point interconnections grows exponentially resulting in a 
larger realization area [3]. A solution that satisfies 
scalable bandwidth requirement is "Network on Chip 
(NoC) architecture". Dally and Towlesproposed that NoC 
eliminate ad-hoc global wiring and introduced on-chip 
interconnection network with modular design which 
gives better performance, higher bandwidth, and 
scalability and reusable components. NoCs use packets 
to route data from the source Processing Element (PE) 
or node to the destination PE or node via a network 
fabric that consists of network interfaces, routers and 
interconnection links [1]. 
A research on network-on-chip (NoC) depicts a 
change of state from computation-centric to 
communication-centric design paradigm by 
development of scalable communication structures and 
thus achieving global communication in SoC [4]. 
A 2D mesh topology is a regular grid-like NoC 
architecture which has a simpler design layout. They 
have well-controlled electrical parameters and reduced 
power consumption on the global wires. Such 
architectures have long packet latencies although the 
shortest path algorithms are used because here the 
packet have to travels many hops to reach to the 
destination node which leads to an energy inefficient 
architecture [6]. 
Figure 1 : A standard 4x4 2D mesh network 
A completely new concept is proposed of laying 
few long rang links on the top of a regular 2D mesh 
network depending on the communication traffic 
characteristics of various applications to reduce the 
number of hops between the communicating nodes. 
Thus, reducing the average latency of a packet and 
thereby, improving the performance of the entire 
network [5]. 
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Figure 2 : Long range links are added to a standard 4X4 
mesh network 
In this survey paper, we summarize the 
evolution and necessity of NoC. We have shown the 
NoC architectures for a standard mesh network and 
also modified the same by addition of long range links. 
For the convenience in Section II, computations are 
shown to calculate average packet latency and 
Manhattan distance for a standard mesh network and 
for network using long range links.   In Section III, turn 
model is discussed. In Section IV, energy model is 
shown.Lastly, conclusion followed by the future scope is 
discussed in section V.  
II. Computations 
For random traffic patterns categorized by the 
communication frequencies fij, τ0is computed by the 
author [5] written as follows: 
Eq. 1 
where d(i,j) is the distance from routers i to router j, and 
tr , ts, tw are the is architectural parameters representing 
time to make the routing decision, traverse the switch 
and the link, respectively. Finally, L is the length of the 
packet, while W is the width of the network channel. 
For the standard mesh network, the Manhattan 
distance (dM) is used to compute d(i, j)where 
x and y denote the x-y coordinates. [5] 
                               Eq. 2 
 
For the routers with long-range links, [5] 
Eq. 3 
In the above equation, l(i,k) means that node i is 
connected to node k via a long-range link [5]. 
An example shown below demonstrates that the 
use of long range link decreases the number of hops 
traversed by a packet for reaching to the destination 
node. 
 
Figure 3 : A standard 4x4 2D mesh network where S and D represents source and destination respectively 
 
Figure 4 : XY Routing [8] path for reaching from source node to destination node and the nodes visited in between 
for a standard mesh network 
The x,y coordinates for source node, 13  and 
destination node, 7 are (0,3) and (2,1) respectively. 
Therefore, dm(i,j) = 4 
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Figure 5 : XY routing path for reaching from source to destination node using long range link. 
Now, calculating dm(i,j) for the above figure 
using long range link, 
dm(i,j) = 3 
III. Turn Model 
A packet traverses through various nodes as it 
moves from source to destination. At each hop a 
decision is to be made whether to move straight or take 
a turn along a routing path. This decision is significant 
because a wrong turn may lead to cyclic dependencies 
which may further cause a deadlock due to which 
packet is unable to reach destination. Some 
combinations of turns are proposed which are deadlock 
free. This is called turn model [10]. A packet has to 
follow turn model till it reaches to destination. 
 
Figure 6 : Turn Model [10]: Turns shown in black are allowed while turns shown in red are prohibited. 
IV. Dynamic Communication Energy 
Model 
The dynamic communication energy model for 
the network on chip can be defined as: 
Ebit(ti,tj)  = nhops  × Erbit + (nhops-1) × ELbit Eq. 4 
Where Ebit(ti,tj) is the average energy 
consumption for sending one bit of data from ti to tile tj, 
nhops is the number of routers the bit traverses from tile ti 
to tile tj, Erbit is the energy consumed by the router for 
transporting one bit of data and ELbit is the energy 
consumed by unit link/channel for transporting one bit of 
data. 
To reduce energy consumption, it is important 
to identify the energy efficient architectures. Therefore 
the energy-performance trade-offs need to be 
considered. Depending on the parameter selected an 
efficient methodology is proposed that is to be designed 
based on the selected performance metrics with help of 
long range interconnects for standard grid based 
network [9]. 
V. Conclusion 
We have summarized the evolution and 
necessity of NoC by showing the disadvantanges of 
buses over NoC architectures. We have shown the NoC 
architectures for a standard mesh network and also 
modified the same by addition of long range links. By 
taking an example we have shown thatby adding long 
range links to a mesh network number of hops traversed 
by a packet. Hence, we found that that there is a 
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significant reduction in the average packet latency and 
increase in network throughput. 
VI. Future Scope 
For exploring more network structures and to 
reduce energy consumption and wire delay, we can 
intend to explore the effect of long rank 
interconnects/links based on the application specific 
traffic load for constant bit rate traffic with practical 
constraints on link length and the port availability per tile. 
The feasibility of the proposed design is planned to be 
explored for 2D as well as 3D NoCs. A 3D NoC is the 
stack of 2D NoC in such a way that each stack is again 
connected to its front and rear stack. It was proposed 
that in 3D NoC, the numbers of hops traversed by the flit 
towards the destination are reduced, thereby, have the 
following advantages such as high throughput, reduced 
message latency and energy dissipation as compared 
to the traditional 2D NoCs [10]. So we propose that the 
long range links when inserted in a 3D NoC topology will 
give drastically good results in terms of high network 
throughput and reduced average packet latency. 
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